PRINCIPAL DIGITAL DESIGN ENGINEER

About the Role

At onsemi, we help improve lives through silicon solutions every day. Our intelligent power and sensing technologies solve the world’s most complex challenges and lead the way in creating a safer, cleaner, and smarter world. Join onsemi’s New Product Development team in Brno, Czech Republic, where we define, design, and validate cutting-edge analog-digital integrated circuits.

We are looking for a Principal Digital Design Engineer to join our team and contribute to our successful record of defining and developing market-leading driver devices and solutions.

What You’ll Do

• Collaborate with marketing and customers to define system-level requirements and IC specifications
• Propose innovative and creative solutions to achieve the required specifications
• Design and verify digital circuits using HDL languages (Verilog, SystemVerilog, VHDL)
• Perform synthesis and design-for-test (DFT) implementation
• Work with product line for RTL implementation of power convertor controller design like power driver digital controls for LED/SiC FET application, peripherals like I2C, SPI, LIN, CAN protocols
• Work on digital design architecture definition, RTL, low power design, synthesis and timing analysis, Physical Design interface for the power management chips using state of the art RTL2GDS flows for IPs and full chip design
• Collaborate on block integration in complex mixed-signal designs
• Understand project goals, execute with realistic schedule, report status of progress and understand clarity of project details and milestones
• Write design documentation and test plans

What We’re Looking For

• MS or BS in Electrical Engineering, Computer Science, or a related field
• 7+ years of professional experience in digital design
• Solid understanding of digital design principles
• Proficiency in HDL languages – Verilog, SystemVerilog, or VHDL
• Knowledge of functional verification concepts, especially UVM
• Willing and able to learn new subjects, and grow in technical expertise
• Good communication skills in English (written and spoken)
• Eligibility to work in the Czech Republic

Preferred Skills

• Experience in SoC design flow – RTL design, simulation, verification DFT, signoff
• Understanding of SystemVerilog behavioral modeling